



孕龍科技股份有限公司
Zeroplus Technology Co., Ltd.

SPECIFICATION

MODEL: B08009-LAP-SLE4442-M

PART NO : _____

VERSION : V1.22

Approver		Check	Design
GM	PM		

Customer Confirm

* Please fax the file to
Zeroplus Technology after
signing.

2F, NO.123, Jian Ba Rd,
Chung Ho City, Taipei Hsian, R.O.C.

Tel: +886-2-66202225
Fax: +886-2-22234362



Content

1	Software Register.....	3
2	User Interface.....	6
3	Operating Instructions.....	9




1 Software Register

Please register the software as the following steps:


※ Remark1: The registration steps for all protocol analyzers are the same; you can complete the registration by following procedures. Following is an example on how to register the Protocol Analyzer BUS.

※ Remark2: We won't have additional notice for you, when there is any modification of the module specification. If there is some unconformity caused by the module version upgrade, users should take the module software as the standard.

STEP 1. Open the Logic Analyzer and group the unanalyzed channels into **Bus1** by pressing the **Right Key**.




STEP 2. Select **Bus 1**, then press **Right Key** on the mouse to list the menu, then press **Bus Property** or **Bus** icon on the toolbar to open **Bus Property** dialog box.






STEP 3. Select the Protocol Analyzer, and then choose **ZEROPLUS LA BUS MODULE V1.00.00 (CN01)**. Next click Parameters Configuration to open Protocol Analyzer Bus dialog box.




STEP 4. Press Register tab to type the serial key number of BUS. Then press Register.





STEP 5. After pressing the Register button, following dialog box will appear, it denotes that the BUS has been registered successfully.






2 User Interface

Please refer to the below images to select options of setting **SLE4442 MODULE**.

SLE4442 Configuration dialog box



Pin Assignment:

Selection of Protocol Analyzer SLE4442 channels:

1. CLK is the clock signal line, and its default is A0.
2. I/O is the data signal line, and its default is A1.
3. RST is the reset signal line, and its default is A2.


When the RST is selected, the decoding is the 3-line mode, and the value of I/O is read as the CLK is Rising Edge. When the RST is not selected, the decoding is 2-line mode, and the default of RST is Low; the value of I/O is also read as the CLK is Rising Edge.

Protocol Analyzer Color:

The color of the protocol analyzer can be varied by users.




SLE4442 Packet dialog box



In the Packet part, users can select the items to be displayed and their colors as their requirements.

SLE4442 Data Format dialog box




Users can set the Data Format of the ATR, Address, Outgoing Data, Control, Input Data, No Effect as their



requirements. When selecting the option, Activate, the data format is decided by the settings in the Protocol Analyzer; when not selecting the option, Activate, the data format is decided by the settings in the main program.

SLE4442 Register dialog box




There is Zeroplus company information. If you have any questions about software operations, you can contact Zeroplus by Telephone or Email.




3 Operating Instructions

STEP 1. Group A0-A1 into **Bus1** by pressing the **Right Key** on the mouse. SLE4442 needs at least two channels to decode signal, so it is necessary to group two or more channels into the Bus.




STEP 2. Select **Bus1**, press right key and select **Bus Property** from the popped menu, or click the **Bus** icon on the toolbar, to open the **Bus Property** dialog box.






STEP 3. Select Protocol Analyzer, and select ZEROPLUS LA SLE4442 MODULE V1.22.00(CN01). Then click Parameters Configuration to open the Configuration dialog box.




STEP 4. Select the channels for CLK, I/O and RST.






STEP 5. Select the Protocol Analyzer Color.



STEP 6. Following pictures show the completion of the protocol analyzer decoding and the packet list. The trigger condition is set as Either Edge; the memory depth is 128K; the sampling frequency is 400KHz (the sampling frequency should be more than eight times higher than the signal to be tested).

Protocol Analyzer Decoding





Packet List

